Notice of References Cited Application/Control No. 10/077,778 Applicant(s)/Patent Under Reexamination HIGUCHI ET AL. Examiner Brian R. Peugh Art Unit Page 1 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,272,587	08-2001	Irons, John M.	711/103
	В	US-			
	С	US-			
	Đ	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	ο					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

	NOT ALL DOGGLETTO					
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Chen et al., "A 2.7V only 8Mbx16 NOR Flash Memory", © 1996 IEEE p. 172-=173.				
	V	Ishibashi et al., "A 1V Adjustable I/O Interface for Low Voltage Fast SRAM's", © 1992 IEEE, p. 674-677.				
	w	Aoki, et al. "A 60-ns 16-Mbit CMOS DRAM with a Transposed DATA-Line Structure", © 1988 IEEE, p. 1113-1119.				
	х	Smith, "Intel's FLEXIogic FPGA Architecture" © 1993 IEEE, p. 378-384.				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited Application/Control No. 10/077,778 Applicant(s)/Patent Under Reexamination HIGUCHI ET AL. Examiner Brian R. Peugh Art Unit Page 2 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Η	US-			
	-	US-			
	٦	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Ν					
	0					
	P					
	ø					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

	TOTAL AT LITTLE DOCUMENTO				
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Yoon, et al., "A 2.5-V, 333-Mb/s/pin, 1-Gbit, Double-Data-Rate Synchronous DRAM", © 1999 IEEE, p. 1589-1599.			
	>				
	w				
	х				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.